語系:
繁體中文
English
簡体中文
說明(常見問題)
圖書館個人資料蒐集告知聲明
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
Design of CMOS phase-locked loops : ...
~
Razavi, Behzad.
Design of CMOS phase-locked loops : from circuit level to architecture level
紀錄類型:
書目-語言資料,印刷品 : 單行本
副題名:
from circuit level to architecture level
作者:
RazaviBehzad.,
出版地:
Cambridge, United Kingdom
出版者:
Cambridge University Press;
出版年:
c2020.
面頁冊數:
xvi, 492 p.ill. : 26 cm.;
標題:
Phase-locked loops - Design and construction. -
標題:
Metal oxide semiconductors, Complementary - Design and construction. -
標題:
Oscillators, Electric - Design and construction. -
摘要註:
"A quick search on Google brings up nearly two dozen books on PLLs. So why another one? This book addresses the need for a text that methodically teaches modern CMOS PLLs for a wide range of applications. The objective is to teach the reader how to approach PLLs from transistor-level design to architecture development. Based on 25 years of teaching courses on the subject and the latest trends in industry, this book deals with oscillators, phase noise, analog phase-locked loops, digital phase-locked loops, RF synthesizers, delay-locked loops, clock and data recovery circuits, and frequency dividers. The objective is to reach a broad spectrum of readers while maintaining a cohesive flow. As with my past writings, I have implemented a multitude of pedagogical tools to help the reader learn efficiently-and experience the pleasure of learning. One principle that I uphold in writing is to start with the simplest possible arrangement, teach how it works and what shortcomings it has, and then add components to it to improve its performance. This approach allows the reader to see how a basic architecture evolves to a complex system. After laying the theoretical foundation for each topic, I present a step-by-step design flow and proceed to design the circuit. And not all design efforts are successful. The reader can clearly see how certain decisions lead to a dead end and how we revise these decisions to reach a new, more practical solution. This exploratory mentality not only makes the process of learning more exciting but also helps the reader see why each component is necessary, what criteria govern its choice, and what not to do. A unique aspect of this book is its extensive use of simulations to teach design and investigate agreement between theory and practice. For each design, I use the theoretical basis to choose certain parameters and predict the performance, and then I simulate the circuit. If the simulation results do not agree with the predictions, I delve into the details and determine why. Another unique aspect of this book is that it leverages concepts from one field (e.g., wireless technology) to another (e.g., wireline communications) by bringing the vast knowledge in these fields under one roof. A website for the book provides additional resources for readers and instructors, including Powerpoint slides and a solutions manual."--Provided by publisher.
ISBN:
9781108494540
Design of CMOS phase-locked loops : from circuit level to architecture level
Razavi, Behzad.
Design of CMOS phase-locked loops
: from circuit level to architecture level / Behzad Razavi. - Cambridge, United Kingdom : Cambridge University Press, c2020.. - xvi, 492 p. ; ill. ; 26 cm..
Includes bibliographical references and index..
ISBN 9781108494540ISBN 1108494544
Phase-locked loopsMetal oxide semiconductors, ComplementaryOscillators, Electric -- Design and construction. -- Design and construction. -- Design and construction.
Design of CMOS phase-locked loops : from circuit level to architecture level
LDR
:03122cam a2200205 450
001
393589
010
1
$a
9781108494540
$b
hbk.
$d
NT1850
010
1
$a
1108494544
$b
hbk.
100
$a
20210910d2020 k y0engy50 b
101
0
$a
eng
102
$a
gb
105
$a
a a 001yy
200
1
$a
Design of CMOS phase-locked loops
$e
from circuit level to architecture level
$f
Behzad Razavi.
210
$a
Cambridge, United Kingdom
$a
New York, USA
$c
Cambridge University Press
$d
c2020.
215
1
$a
xvi, 492 p.
$c
ill.
$d
26 cm.
320
$a
Includes bibliographical references and index.
330
$a
"A quick search on Google brings up nearly two dozen books on PLLs. So why another one? This book addresses the need for a text that methodically teaches modern CMOS PLLs for a wide range of applications. The objective is to teach the reader how to approach PLLs from transistor-level design to architecture development. Based on 25 years of teaching courses on the subject and the latest trends in industry, this book deals with oscillators, phase noise, analog phase-locked loops, digital phase-locked loops, RF synthesizers, delay-locked loops, clock and data recovery circuits, and frequency dividers. The objective is to reach a broad spectrum of readers while maintaining a cohesive flow. As with my past writings, I have implemented a multitude of pedagogical tools to help the reader learn efficiently-and experience the pleasure of learning. One principle that I uphold in writing is to start with the simplest possible arrangement, teach how it works and what shortcomings it has, and then add components to it to improve its performance. This approach allows the reader to see how a basic architecture evolves to a complex system. After laying the theoretical foundation for each topic, I present a step-by-step design flow and proceed to design the circuit. And not all design efforts are successful. The reader can clearly see how certain decisions lead to a dead end and how we revise these decisions to reach a new, more practical solution. This exploratory mentality not only makes the process of learning more exciting but also helps the reader see why each component is necessary, what criteria govern its choice, and what not to do. A unique aspect of this book is its extensive use of simulations to teach design and investigate agreement between theory and practice. For each design, I use the theoretical basis to choose certain parameters and predict the performance, and then I simulate the circuit. If the simulation results do not agree with the predictions, I delve into the details and determine why. Another unique aspect of this book is that it leverages concepts from one field (e.g., wireless technology) to another (e.g., wireline communications) by bringing the vast knowledge in these fields under one roof. A website for the book provides additional resources for readers and instructors, including Powerpoint slides and a solutions manual."--Provided by publisher.
517
1
$a
Design of complementary metal-oxide-semiconductor phase-locked loops
$z
eng
606
$a
Phase-locked loops
$x
Design and construction.
$2
lc
$3
192882
606
$a
Metal oxide semiconductors, Complementary
$x
Design and construction.
$2
lc
$3
385480
606
$a
Oscillators, Electric
$x
Design and construction.
$2
lc
$3
385481
676
$a
621.3815/364
$v
23
680
$a
TK7872.P38
$b
R388 2020
700
1
$a
Razavi
$b
Behzad.
$3
385479
801
0
$a
cw
$b
CTU
$c
20210910
$g
AACR2
筆 0 讀者評論
館藏地:
全部
六樓西文書庫區
出版年:
卷號:
館藏
期刊年代月份卷期操作說明(Help)
1 筆 • 頁數 1 •
1
條碼號
典藏地名稱
館藏流通類別
資料類型
索書號
使用類型
借閱狀態
預約人數
期刊出刊日期 / 原館藏地 / 其他備註
附件
400495
六樓西文書庫區
圖書流通(BOOK_CIR)
BOOK
621.3815364/R278
一般使用(Normal)
書架上
0
1 筆 • 頁數 1 •
1
評論
新增評論
分享你的心得
建立或儲存個人書籤
書目轉出
取書館別
處理中
...
變更密碼
登入